In my Makefile, A line I don't understand what does '&&' means?
```
# WriteConfig <line>
define WriteConfig
echo $(1) >> $(OPENWRT_DIR)/.config
endef
# Generate an OpenWrt config file for a given target
# Configure <config>
define Configure
rm -f $(OPENWRT_DIR)/.config
$(foreach line,$(1),$(call WriteConfig,$(line)) &&) true ## What does this line mean?
$(MAKE) MAKEOVERRIDES='' -C $(OPENWRT_DIR) defconfig > /dev/null
endef
```